# Design Strategy for Barrel Shifter Using 2:1 Mux at 45 Nm And 90 Nm Technology Nodes 

Amrita Pahadia ${ }^{1}$, Deepak Yadav ${ }^{2}$<br>R.G.P.V BHOPAL (M.P.), Indore Institute of Science and Technology, Indore, India


#### Abstract

: designing a mux for low power to use it as a repetitive block in the barrel shifter will considerably reduce the simulation time. Our basic objective is to compare existing $2: 1$ multiplexers with proposed multiplexer design in term of power consumption, temperature sustainability, noise immunity and frequency, so that a fast and optimized barrel shifter can be designed by the help of it. A $\mathbf{2 : 1}$ multiplexer is a basic building block of the "switch logic". The multiplexer circuit is typically used to combine two or more digital signals onto a single line, by placing them there at different times. Technically, this is known as time-division multiplexing. Multiplexers can also be used as programmable logic devices. By specifying the logic arrangement in the input signals, a custom logic circuit can be created. The selector inputs then act as the logic inputs. This is especially useful in situations when cost is a factor and for modularity. The increasing prominence of portable systems and need to limit power consumption has led to rapid and innovative developments in low power VLSI design during recent years. The driving forces behind these developments are portable device applications requiring low power consumption and high throughput due to their small chip size with large density of components, increased complexity and high frequencies.


Keywords: Power Consumption and Temperature.

## I. INTRODUCTION

Barrel shifter is an integral component of many computing systems due to its useful property that it can shift and rotate multiple bits in a single cycle. Barrel shifter is an important block of a floating point arithmetic block and used to shift the data by n bits. The design of barrel shifter is almost symmetric and can be done using repetitive combinational logic blocks. The shifter is an integral part of many digital designs .there are many application that require shift operation including CPUs ,floating point operation(like addition, subtraction, normalization), variable length coding etc.A barrel shifter needs nlog 2 mux for $n$ bit shifting and therefore designing a mux for low power to use it as a repetitive block in the barrel shifter will considerably reduce the simulation time. We designed and compare the various existing $2: 1$ multiplexer in term of power supply voltage versus power consumption and, temperature sustainability. All the post layout simulation have been performed at 45 nm and 90 nm technology on dsch 3.5 version and microwind 3.5 version EDA tool.

We assume A to be the input operand, B to be the shift/rotate amount, and Y to be the shifted/rotated result. We define A to be an $n$-bit value, where n is an integer power of two. Therefore is a $\log 2(\mathrm{n})$-bit integer representing values from 0 to $\mathrm{n}-1$.

Bit vector for A is denoted as a 7 a 6 a 5 a 4 a 3 a 2 a 1 a 0 and the shift/rotate amount, B , is 3 bits.


Fig. 1 logic diagram of barrel shifter

International Journal of Electrical and Electronics Research ISSN 2348-6988 (online) Vol. 3, Issue 1, pp: (59-63), Month: January - March 2015, Available at: www.researchpublish.com

Table I

| Operation | Y |
| :--- | :--- |
| 3-bit shift right logical | $000 a_{7} a_{6} a_{5} a_{4} a_{3}$ |
| 3-bit shift right arithmetic | $a_{7} a_{7} a_{7} a_{7} a_{7} a_{6} a_{5} a_{4} a_{3}$ |
| 3-bit rotate right | $a_{2} a_{1} a_{0} a_{7} a_{6} a_{5} a_{4} a_{3}$ |
| 3-bit shift left logical | $a_{4} a_{3} a_{2} a_{1} a_{0} a_{0} 000$ |
| 3-bit shift left arithmetic | $a_{7} a_{3} a_{2} a_{1} a_{0} 000$ |
| 3-bit rotate left | $a_{4} a_{3} a_{3} a_{2} a_{1} a_{0} a_{7} a_{7} a_{5}$ |

## 2. MATERIALS AND METHODS

A B-bit shift right logical operation performs a B-bit right shift and sets the upper B bits of the result to zeros.
A B-bit shift right arithmetic operation performs a B-bit right shift and sets the upper B bits of the result to $a_{n-1}$, which corresponds to the sign bit of A .

A B-bit rotate right operation performs a B-bit right shift and sets the upper B bits of the result to the lower B bits of A.
A B-bit shift left logical operation performs a B-bit left shift and sets the lower B bits of the result to zeros.
A B-bit shift left arithmetic operation performs a B-bit left shift and sets the lower B bits of the result to zeros. The sign bit of the result is set to $\mathrm{a}_{\mathrm{n}-1}$.

A B-bit rotate left operation performs a B-bit left shift and sets the lower B bits of the result to the upper B bits of A.
Various 2:1 multiplexer circuits simulations are performed on 90 nm and 45 nm technologies with supply voltage ranging from 0.6 V to 1.4 V . In order to find out the optimized design in terms of power, delay, power-delay product, the simulation have been carried out at varying supply voltages, temperatures and operating frequencies.

## Existing 2:1 multiplexer:

## DCVSL (Differential Cascode Voltage Swith Logic):

The Prior technique-of designing low power 2:1 Mux Presented is Differential Cascode Voltage Swith Logic(DCVSL)circuit. Schematic of DCVSL circuit is shown in the Fig. 2. Cascode Voltage Switch Logic (CVSL) refers to a CMOS-type logic family which is designed for certain advantages. A logic function and its inverse are automatically implemented in this logic style. The pull-down network implemented by the NMOS logic tree generated complementary output. The advantage of DCVSL is in its logic density that is achieved by elimination of large PFETS from each logic function.


Fig. 2 Existing 2:1 Multiplexer Design (DCVSL)

## Proposed 2:1 Multiplexer Design :

## MDCVSL (Multiplexer double cascade voltage switch logic):

Adding two NMOS transistors T1 and T4 in the pull up part of existing $2: 1$ multiplexer the circuit shows a remarkable improvement over the existing design. In the proposed circuit due to the excess added transistors there is a reduction in

International Journal of Electrical and Electronics Research ISSN 2348-6988 (online) Vol. 3, Issue 1, pp: (59-63), Month: January - March 2015, Available at: www.researchpublish.com
threshold loss for the circuit, which further causes the reduction in overall power consumption of the circuit. Due to the transmission gate topology in the proposed design the circuit shows better output waveforms in terms of threshold loss. The two logic trees are capable of processing complex functions within a single circuit delay. The schematic of proposed design of 2:1 multiplexer in Dsch tool.


Fig. 2 proposed 2:1 Multiplexer Design (DCVSL)
3. RESULTS AND DISCUSSION

1) VDD versus power consumption of existing and proposed mux at 90nm and 45nm technology:

| S.NO. | VDD(v) | POWER <br> CONSUMPTION <br> OF <br> PROPOSED <br> MUX(MDCVSL) <br> 90 nm ( $\mu \mathrm{w}$ ) | POWER <br> CONSUMPTION <br> Of <br> PROPOSED MUX <br> (MDCVSL) <br> 45 nm | POWER CONSUMPTION OF EXISTING MUX (DCVSL) 90 nm | POWER CONSUMPTION OF EXISTING MUX (DCVSL) 45 nm |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0.6 | 15.626 | 7.916 | 20.427 | 9.542 |
| 2 | 0.8 | 33.836 | 16.653 | 46.004 | 20.253 |
| 3 | 1 | 59.422 | 29.276 | 82.201 | 35.462 |
| 4 | 1.2 | 92.763 | 46.172 | 0.129 | 55.495 |
| 5 | 1.4 | 0.134 | 67.730 | 0.186 | 80.622 |



Fig. 3 VDD versus power consumption at 90 nm technology

International Journal of Electrical and Electronics Research ISSN 2348-6988 (online)
Vol. 3, Issue 1, pp: (59-63), Month: January - March 2015, Available at: www.researchpublish.com


Fig. 4 VDD versus power consumption at 45 nm technology
2) Temperature versus power consumption of existing and proposed mux at 90 nm and 45 nm technology:

| S.NO. | Temp. $\left({ }^{\circ} \mathbf{C}\right)$ | POWER CONSUMPTION OF PROPOSED MUX(MDCVSL) 90 nm in $\mu \mathrm{w}$ | POWER CONSUMPTION Of <br> PROPOSED <br> MUX(MDCVSL) 45nm in $\mu \mathbf{w}$ | POWER CONSUMPTION OF EXISTING MUX (DCVSL) 90 nm in $\mu \mathrm{w}$ | POWER CONSUMPTION OF EXISTING MUX (DCVSL) 45 nm in $\mu \mathrm{w}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 10 | 62.27 | 29.276 | 86.358 | 84.748 |
| 2 | 30 | 58.957 | 27.858 | 81.522 | 79.949 |
| 3 | 50 | 56.118 | 26.642 | 77.354 | 33.723 |
| 4 | 70 | 53.662 | 25.590 | 73.738 | 32.420 |
| 5 | 90 | 51.516 | 24.670 | 70.581 | 31.275 |

## LAYOUT DIAGRAM OF MDVSL:



Fig. 5 Layout diagram of proposed mux in 45 nm technology

International Journal of Electrical and Electronics Research ISSN 2348-6988 (online) Vol. 3, Issue 1, pp: (59-63), Month: January - March 2015, Available at: www.researchpublish.com

## REFERENCES

[1] Shen-fu Hsiao, Jia-Stang Yeh, and Da-Yen Chen, "High Performance Multiplexer Based Logic Synthesis Using Pass-transistor Logic",Taylor \& francis Gropu, VLSI Design, vol. 15(1), pp. 417-426, in year 2002.
[2] M. Morris Mano, R. Kime, Logic and Computer Design Fundamentals, Pearson Education, 2nd edition, 2001. N. Weste and D. Harris. CMOS VLSI Design: A Circuits and Systems Perspective, Addison Welsey, 3rd Ed., 2004.
[3] M. Janaki Rani ,S. Malarkann, leakage power reduction and analysis of CMOS sequential circuits, International Journal of VLSI design \& communication Systems (VLSICS) ,vol.3, no.1, Feb.2012, pp.13-23.
[4] Abhijit Asati, Chanda Shekhar, A purely Mux based high speed barrel shifter VLSI implementation using three different logic design styles, International Conference on Mechanical Engineering and Technology, Springer, vol.125, pp.639-646,2012
[5] Illa Gupta, Neha Arora, and Prof. B.P. Singh, "Simulation and analysis of 2:1 mux in 90nm technology," IJMER, Vol. 1, Issue.2,pp-642-646,ISSN:2249-6645
[6] Prasad D Khandekar, Dr. Mrs. Shaila Subbaraman, Venkat Raman Vinjamoori "Low Power 2:1 MUX for Barrel Shifter" First International Conference on Emerging Trends in Engineering and Technology.
[7] Rinu Pappachan,V.Vijaykumar, T. Ravi and V. Kannan, "Design and Analysis of 4-Bit Low-Power Barrel Shifter in 20nm FINFET Technology", IJES, Volume-2, Issue-3, pp.17-25, 2013.

